Electrical Stress and Total Ionizing Dose Effects on Graphene-Based Non-Volatile Memory Devices

Cher Xuan Zhang, Student Member, IEEE, En Xia Zhang, Senior Member, IEEE, Daniel M. Fleetwood, Fellow, IEEE, Michael L. Alles, Member, IEEE, Ronald D. Schrimpf, Fellow, IEEE, Emil B. Song, Sung Min Kim, Kosmas Galatsis, Member, IEEE, and Kang L. Wang Wang, Fellow, IEEE

Abstract—Electrical stress and 10-keV x-ray and 1.8-MeV proton irradiation and annealing responses are evaluated for graphene-based non-volatile memory devices. The memory characteristics of these structures derive primarily from hysteretic charge exchange between the graphene and interface and border traps, similar to the operation of metal-nitride-oxide-semiconductor memory devices. Excellent stability and memory retention are observed for ionizing radiation exposure or constant-voltage stress. Cycling of the memory state leads to a significant reduction in memory window.

Index Terms-Graphene FET, sol-gel PZT, total ionizing dose.

I. INTRODUCTION

D UE to their potentially superior electrical and mechanical properties relative to silicon, carbon based materials are promising candidates for integration into future integrated circuit technologies [1]–[3]. Recently, graphene-based non-volatile field effect transistors (NVFETs) have been developed that combine the speed of graphene with the retention properties of a lead-zirconate titanate (PZT) layer that exhibits anti-hysteretic response [4]–[8]. Due to the high dielectric constant of PZT, the scattering of charged impurities is effectively screened, leading to enhanced carrier mobility in graphene NVFETs [9]. These devices are of significant interest for future non-volatile memory applications.

Initial studies of the response of graphene-based MOS structures to x-ray irradiation have been performed on simple transistor structures and material layers [10], [11]. In this study, we evaluate the response of graphene/PZT NVFETs to 10-keV x-ray irradiation and 1.8-MeV proton irradiation.

Manuscript received July 13, 2012; revised September 13, 2012; accepted October 08, 2012. Date of current version December 11, 2012. This work was supported by the DTRA C-WMD Basic Research Grant HDTRA1-10-1-0016. Devices were fabricated under the FCRP Center on Functional Engineered Nanoarchitectonics program.

C. X. Zhang, E. X. Zhang, D. M. Fleetwood, M. L. Alles, and R. D. Schrimpf are with the Electrical Engineering and Computer Science Department, Vanderbilt University, Nashville, TN 37235, USA (e-mail: xuan.zhang@vanderbilt.edu; enxia.zhang@vanderbilt.edu; dan.fleetwood@vanderbilt.edu; mike.alles@vanderbilt.edu; ron.schrimpf@vanderbilt.edu).

E. B. Song, S. Kim, and K. L. Wang are with the Electrical Engineering Department, University of California at Los Angeles, Los Angeles, CA 90095 USA (e-mail: emil@ee.ucla.edu; sanaii@ee.ucla.edu; wang@ee.ucla.edu).

K. Galatsis is with the Electrical Engineering Department, University of California at Los Angeles, Los Angeles, CA 90095 USA, and also with Aneeve Nanotechnologies LLC, Los Angeles, CA 90095-7277 USA

(e-mail: kos@ee.ucla.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TNS.2012.2224135



Fig. 1. Schematic cross-section of a graphene NVFET with PZT gate dielectric.

The memory window of the device remains essentially unchanged through $1 \operatorname{Mrad}(\operatorname{SiO}_2)$ radiation exposure, with a small positive shift in current-voltage characteristics that is consistent with negatively charged surface states on the graphene layer after x-ray irradiation. The maximum current increases with proton irradiation and post-irradiation annealing; the memory window decreases with proton irradiation and recovers after annealing. Devices are found to be sensitive to memory window reduction with cycling.

II. EXPERIMENTAL DETAILS

A single-layer graphene NVFET structure is shown schematically in Fig. 1. CVD graphene was grown on a Cu foil and then transferred to a PZT-Pt/Ti-SiO₂-Si substrate. The ferroelectric PZT layer was deposited via a sol-gel process. The thicknesses of the PZT layer and SiO₂ buffer layer are 51 nm and 500 nm. The rms surface roughness of the PZT layer is ~ 2 nm. The 100 nm/10 nm Pt/Ti layer underneath the PZT serves as the gate electrode. The thickness of source/drain Ti/Au layer is 10 nm/90 nm. The Raman data in [7] confirm the high quality of the single-layer-graphene films of these development stage devices. Additional process details are provided in [6], [7]. During measurement, the source-drain voltage V_{ds} was kept at 5 mV, while the gate voltage was swept from negative to positive and then positive to negative. The drain current I_D was repeatable after each sweep.

In this work, we have tested devices with varying gate lengths ranging from 30 μ m to 3 μ m and gate widths ranging from 10.5 μ m to 4.5 μ m. Data shown in this work were selected as representative responses from out of at least three samples for each experimental condition.





Fig. 2. Drain current (I_D) versus gate voltage (V_G) as a function of stress time for (a) positive gate bias +2 V on a device of width/length ratio (W/L) =10.5 μ m/3 μ m and (b) negative gate bias -2 V on a device of W/L =10.5 μ m/9 μ m.

The graphene NVFETs were irradiated at the wafer level with a 10-keV x-ray source at a dose rate of $31.5 \text{ krad}(\text{SiO}_2)/\text{min}$ at room temperature with applied gate biases of 2 V and -2 V. Device responses to biased annealing after x-ray irradiation exposure were evaluated in-situ at room temperature. The proton irradiation was performed with a 1.8-MeV source in vacuum at varying fluences with the gates grounded and other terminals floating. Post-irradiation annealing was performed in air at room temperature. Device characterization was performed in air with a HP 4156A Semiconductor Parameter Analyzer.

III. ELECTRICAL STRESS

A. Constant Voltage Stress

Fig. 2 shows the drain current I_D at $V_D = 5$ mV versus gate voltage V_G for a graphene NVFET as a function of constant-voltage stressing time for (a) +2 V and (b) -2 V applied gate bias. In order to characterize the device response, the drain-to-source bias V_{ds} was held at 5 mV while the gate voltage was swept from -5 V to 5 V and then 5 V to -5 V. In a graphene NVFET, the memory window (ΔV_M) can be defined as the difference in V_G that occurs at the current value corresponding to the midpoint of the maximum and minimum possible current of

Fig. 3. (a) Drain current I_D as a function of gate voltage V_G after cycles (b) Memory window V_M as function of cycle times on devices of channel $W/L = 10.5 \ \mu m/30 \ \mu m$.

the device [7]. Very little change in memory window is observed with either positive or negative constant voltage stress.

The direction of the hysteresis loop is denoted in Fig. 2(a). Note that the observed direction of the hysteresis is opposite to the expected polarization direction of the PZT. This behavior is referred to as "anti-hysteresis" in [4], [7], [8], and indicates that memory storage in these devices is dominated by charge exchange between the graphene layer and interface and border traps [12], [13], as opposed to ferroelectric switching [14]–[16]. One possible reason for this response is that the bulk polarization can be screened by charged surface adsorbates from water molecules located between PZT and graphene [4], [17]. In addition, there is evidently a significant density of defects at or near the PZT/graphene interface [7], [8]. When the gate voltage increases, electrons are captured by interface and border traps. When the sweep direction is reversed, the trapped electrons at or near the interface modify the charge concentration in the graphene, leading to an increase in current and a shift in threshold voltage, as observed in Fig. 2. This simple trapping mechanism is quite similar to typical memory programming in metal (or silicon)-nitride-oxygen-Si, MNOS or SNOS, memories [18], [19]. Assuming the effective dielectric constant $k \approx 400$ [7], the memory window of ~ 4 V is consistent with charge trapping at or near the interface $\sim 5 \times 10^{13} / \text{cm}^{-2}$.

Fig. 4. Drain current I_D as a function of gate voltage V_G and (a) varying total dose with applied gate bias of +2 V and (b) annealing time with applied gate bias of +2 V on devices of channel $W/L = 10.5 \ \mu$ m/9 μ m.

-2

-6

-4

0

 $V_{G}(V)$

(b)

2

4

6

B. Cycling

The reliability of of the graphene NVFET structures was evaluated for unirradiated devices at room temperature in air, with the results shown in Fig. 3. In Fig. 3(a), a sequence of $I_D - V_G$ characteristics is shown for a representative device after numerous cycles. The maximum current decreases ~ 27% after 300 cycles. The memory window V_M is plotted in Fig. 3(b). V_M degrades to ~ 33% of the original value after 300 cycles. This is similar to ferroelectric fatiguing, in which a portion of the trapped charge can be swept into the impurity-related point defects in PZT [20]. The loss of carriers in the graphene layer will result in the degradation of both conducting current and memory window.

IV. IRRADIATION AND ANNEALING

A. 10-keV X-ray Irradiation and Annealing

Fig. 4 shows the drain current I_D versus gate voltage V_G as a function of total ionizing dose and annealing time at room temperature. The devices were irradiated up to 1 Mrad(SiO₂) at a gate bias of +2 V, with all other terminals grounded. The maximum current increases slightly and the minimum current decreases with total dose. The overall small positive shift of the characteristics in Fig. 4(a) is consistent with radiation-induced generation of reactive oxygen species, which can introduce electron traps on the surface of graphene [10]. Based on the relative sizes of the positive shift (small) and the hysteresis (large),



charge trapping at interface traps and border traps in the PZT appears to have a more significant effect on the device operating characteristics [12] than surface O atom adsorption in the graphene [10]. The radiation tolerance of PZT-based ferroelectric memory devices on Si has been reported in [14]-[16], and that of SNOS memories has been described in [19]. Each type of memory is typically total-ionizing-dose tolerant, consistent with the lack of additional, significant stable trapping after TID exposure here. Fig. 4(b) shows the results of annealing the irradiated device at room temperature for up to 3 hours under the same applied bias conditions as in Fig. 4(a). The annealing was done in-situ at room temperature. A post-irradiation recovery in maximum current was observed for the radiation-induced degradation through biased-anneal, without significant voltage shifts. The recovery in current-voltage characteristic can result from the partial neutralization of trapped charge within the PZT layer [14]–[16].

Fig. 5 shows the $I_D - V_G$ characteristics as a function of total ionizing dose and annealing time at a gate bias of -2 V. Similar degradation was found for negative bias conditions as for positive bias in Fig. 4. The increased current for these devices, compared to Fig. 4, is primarily because $W/L = 4.5 \ \mu m/3 \ \mu m$ for Fig. 5 and $W/L = 10.5 \ \mu m/9 \ \mu m$ for Fig. 4. The device responses are otherwise similar. The hysteresis loop shifts positively after irradiation. The internal field can be changed by radiation-induced trapped charge in the near-interfacial layers,









Fig. 6. (a) Voltage at midpoint shift $\Delta V_{\text{midpoint}}$ and (b) memory window ΔV_{M} as a function of x-ray dose and annealing time with applied gate bias of +2 V and -2 V on devices of $W/L = 10.5 \ \mu\text{m}/9 \ \mu\text{m}$ and $W/L = 4.5 \ \mu\text{m}/3 \ \mu\text{m}$ at room temperature.

leading to a distortion of the shapes of the hysteresis curves in Figs. 4 and 5 [14], [21], [22].

The shift of the midpoint voltage is shown in Fig. 6(a). Qualitatively similar responses were observed for positive and negative radiation biases. Positive gate bias results in slightly more charge trapping than negative bias [16]. No obvious annealing behavior was found for the case of positive gate bias; however, for annealing under negative bias, holes accumulate at the interface to compensate the electrons that are trapped at the interface during irradiation. For longer time annealing under negative gate bias, surface O atom adsorption [10] evidently causes the mid-point voltage to increase, reversing this trend.

The memory window dependence on total dose and annealing time is shown in Figs. 6(b). No significant change in memory window with total dose or annealing time is observed. Hence, the charge trapping within the PZT is not enough to affect the charge trapping at the near interface of PZT/graphene; the trapped charge only shifts the center of the operating voltage range slightly, for 10-keV x-ray doses up to 1 Mrad(SiO₂).

B. 1.8 MeV Proton Irradiation and Annealing

1.8-MeV proton irradiation also was performed on unlidded, packaged devices in vacuum at room temperature. During the proton irradiation, the gate is grounded, with other terminals

Fig. 7. Drain current I_D as a function of gate voltage V_G (a) at varying fluences with gate grounded and other terminals floating and (b) after annealed in the air on devices of channel $W/L = 7.5 \ \mu m/3 \ \mu m$.

floating. The initial memory window is similar for these devices $(W/L = 4.5 \ \mu m/6 \ \mu m)$ and those of Fig. 4 (W/L =10.5 μ m/9 μ m). Five devices were exposed to proton irradiation with similar results. Fig. 7 shows the $I_D - V_G$ characteristics (a) as a function of fluence and (b) for post-irradiation annealing, with the gate grounded. The midpoint voltage shifts to the right and the maximum current increases with fluences up to 3×10^{13} protons/cm². The memory window decreases with fluence in this case, in contrast to the smaller changes that occur during x-ray irradiation (Figs. 4 and 5). If this were due to purely ionization effects, the charge trapping in the near-interfacial PZT layer observed after 3×10^{13} protons/cm² should be greatly enhanced compared to 1 $Mrad(SiO_2)$ x-ray irradiation, because of the higher effective dose delivered to the insulator, $\sim 60 \,\text{Mrad}(\text{SiO}_2)$ for the 1.8 MeV proton irradiation [23]. The degradation of the memory window represents the suppression of charge exchange between the graphene layer and border traps. It is likely that the occupancy of the border traps can be increased by radiation-induced charges, limiting exchange sites for induced carriers from the graphene layer. Because the irradiation is performed in vacuum, degradation of the surface due to O adsorption does not occur, in contrast to X-ray irradiation in air [10].

In Fig. 7(b), post-irradiation annealing in air was performed. The memory window shows slight recovery after 22 h, which is consistent with responses observed for irradiated PZT capacitors in [14]–[16]. The maximum current continues to increase with both proton irradiation and annealing. The increase during proton irradiation is likely due to the compensation of border traps, consistent with the reduction of the memory window, and the continuing increase during annealing likely results from O adsorption as the graphene surface is exposed to air [10], [24]. Additional research is required to evaluate the contributions of these and other potential mechanisms that may affect the response of graphene NVFETs to electrical response and radiation exposure.

V. SUMMARY AND CONCLUSIONS

We have investigated the responses of graphene NVFET memory devices to electrical stress and 10-keV x-ray and 1.8 MeV proton irradiation and annealing. The non-volatile memory characteristics derive from the charge exchange between the PZT layer and the graphene film. No significant change in memory window is observed with ionizing irradiation or constant voltage stress. The maximum current increases after both proton irradiation in vacuum as a result of the passivation of border traps by radiation-induced charge, and during annealing in air by the increased hole concentration in the graphene produced by the electrostatic effects of surface charge. Cycling of the memory states leads to a reduction of the memory window. These results emphasize that the oxygen concentrations in the environment surrounding graphene NVFETs are important considerations in determining their radiation response and long-term reliability.

REFERENCES

- P. Avouris, Z. H. Chen, and V. Perebeinos, "Carbon-based electronics," Nature Tech., vol. 10, no. 2, pp. 605–615, Oct. 2007.
- [2] M. C. Lemme, T. J. Echtermeyer, M. Baus, and H. Kurz, "A graphene field-effect device," *IEEE Electron. Dev. Lett.*, vol. 28, no. 4, pp. 282–285, Apr. 2007.
- [3] F. Schwierz, "Graphene transistors," *Nature Tech.*, vol. 5, no. 7, pp. 487–496, Jul. 2010.
- [4] X. Hong, J. Hoffman, A. Posadas, K. Zou, C. H. Ahn, and J. Zhu, "Unusual resistance hysteresis in n-layer graphene field effect transistors fabricated on ferroelectric Pb(Zr_{0.2}Ti_{0.8})O₃," *Appl. Phys. Lett.*, vol. 97, no. 3, Jul. 2010, Article no.033114.
- [5] Y. Zheng, G. X. Ni, S. Bae, C. X. Cong, O. Kahya, C. T. Toh, H. R. Kim, D. Im, T. Yu, J. H. Ahn, B. H. Hong, and B. Ozyilmaz, "Wafer-scale graphene/ferroelectric hybrid devices for low-voltage electronics," *Europhys. Lett.*, vol. 93, Jan. 2011, Article no.17002.
- [6] Y. Zheng, G. X. Ni, C. T. Toh, M. G. Zeng, S. T. Chen, K. Yao, and B. Ozyilmaz, "Gate-controlled nonvolatile graphene-ferroelectric memory," *Appl. Phys. Lett.*, vol. 94, no. 4, Apr. 2009, Article no.163505.

- [7] E. B. Song, B. Lian, S. M. Kim, S. Lee, T.-K. Chung, M. Wang, C. Zeng, G. Xu, K. Wong, Y. Zhou, H. I. Rasool, D. H. Seo, H.-J. Chung, J. Heo, S. Seo, and K. L. Wang, "Robust bi-stable memory operation in single-layer graphene ferroelectric memory," *Appl. Phys. Lett.*, vol. 99, no. 4, Jul. 2011, Article no.042109.
- [8] M. V. Strikha, "Mechanism of the antihysteresis behavior of the resistivity of graphene on a Pb(Zr_xTi_{1-x}) ferroelectric substrate," *JETP Lett.*, vol. 95, no. 4, pp. 198–200, Jan. 2012.
- [9] F. Chen, J. Xia, D. K. Ferry, and N. Tao, "Dielectric screening enhanced performance in graphene FET," *Nano Lett.*, vol. 9, no. 7, pp. 2571–2574, May 2009.
- [10] E. X. Zhang, A. Newaz, B. Wang, S. Bhandaru, C. X. Zhang, D. M. Fleetwood, K. I. Bolotin, S. T. Pantelides, M. L. Alles, R. D. Schrimpf, S. M. Weiss, R. A. Reed, and R. A. Weller, "Low-energy X-ray and ozone-exposure induced defect formation in graphene materials and devices," *IEEE Trans. Nucl. Sci.*, vol. 58, no. 6, pp. 2961–2967, Dec. 2011.
- [11] M. L. Alles, J. L. Davidson, S. T. Pantelides, R. D. Schrimpf, D. M. Fleetwood, K. I. Bolotin, E. X. Zhang, C. X. Zhang, J. Greaving, B. Wang, A. Newaz, J. U. Lee, C. D. Cress, and W. Lu, "Radiation effects in carbon devices: It's all about the substrate," in *Proc. GOMAC*, Orlando, FL, Mar. 21–24, 2011.
- [12] D. M. Fleetwood, M. R. Shaneyfelt, W. L. Warren, J. R. Schwank, T. L. Meisenheimer, and P. S. Winokur, "Border traps: Issues for MOS radiation response and long-term reliability," *Microelectron. Reliab.*, vol. 35, no. 3, pp. 403–428, Dec. 1995.
- [13] D. M. Fleetwood, "Fast and slow border traps in MOS devices," *IEEE Trans. Nucl. Sci.*, vol. 43, no. 3, pp. 779–786, Jun. 1996.
- [14] J. R. Schwank, R. D. Nasby, S. L. Miller, M. S. Rodgers, and P. V. Dressendorfer, "Total-dose radiation-induced degradation of thin film ferroelectric capacitors," *IEEE Trans. Nucl. Sci.*, vol. 37, no. 6, pp. 1703–1712, Dec. 1990.
- [15] J. M. Benedetto, R. A. Moore, F. B. McLean, and P. S. Brody, "The effect of ionizing radiation on sol-gel ferroelectric PZT capacitors," *IEEE Trans. Nucl. Sci.*, vol. 37, no. 6, pp. 1713–1717, Dec. 1990.
- [16] S. C. Lee, G. Teowee, R. D. Schrimpf, D. P. Birnie, D. R. Uhlmann, and K. F. Galloway, "Total-dose radiation effects on sol-gel derived PZT thin films," *IEEE Trans. Nucl. Sci.*, vol. 39, no. 6, pp. 2036–2047, Dec. 1992.
- [17] W. Kim, A. Javey, O. Vermesh, Q. Wang, Y. Li, and H. Dai, "Hysteresis caused by water molecules in carbon nanotube field-effect transistors," *Nano Lett.*, vol. 3, no. 2, pp. 193–198, Jan. 2003.
- [18] M. H. White and J. R. Cricchi, "Characterization of thin-oxide MNOS memory transistors," *IEEE Trans. Electron Dev.*, vol. ED-19, no. 12, pp. 1280–1288, Dec. 1972.
- [19] P. J. McWhorter, S. L. Miller, and T. A. Dellin, "Radiation response of SNOS nonvolatile transistors," *IEEE Trans. Nucl. Sci.*, vol. NS-33, no. 6, pp. 1414–1419, Dec. 1986.
- [20] W. L. Warren, B. A. Tuttle, and D. Dimos, "Ferroelectric fatigue in perovskite oxides," *Appl. Phys. Lett.*, vol. 67, no. 10, pp. 1426–1428, Sep. 1995.
- [21] Y. M. Coic, O. Musseau, and J. L. Leray, "A study of radiation vulnerability of ferroelectric material and devices," *IEEE Trans. Nucl. Sci.*, vol. 41, no. 3, pp. 495–502, Jun. 1994.
- [22] D. M. Fleetwood, "Revised model of thermally stimulated current in MOS capacitors," *IEEE Trans. Nucl. Sci.*, vol. 44, pp. 1826–1835, Dec. 1997.
- [23] M. Caussanel, A. Canals, S. K. Dixit, M. J. Beck, A. D. Touboul, R. D. Schrimpf, D. M. Fleetwood, and S. T. Pantelides, "Doping-type dependence of damage in silicon diodes exposed to x-rays, proton, and He+irradiations," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 1925–1930, Dec. 2007.
- [24] E. X. Zhang, A. K. M. Newza, B. Wang, C. X. Zhang, D. M. Fleetwood, K. Bolotin, R. D. Schrimpf, S. T. Pantelides, and M. L. Alles, "Ozone-exposure and annealing effects on graphene-on-SiO₂ transistors," *Appl. Phys. Lett.*, vol. 101, no. 12, Sep. 2012, article no. 121601.